

100




Fig. 1




Fig. 2

```
// p and q may refer to the same object;  
// p.x initially 0;  
  
t1 = ld [p.x];  
  
...  
// Another thread writes to q.x the value 1  
  
t2 = ld [q.x];  
t3 = ld [p.x];
```

Fig. 3a

```
// p and q may refer to the same object;  
// p.x initially 0;  
  
t1 = ld [p.x];  
  
...  
// Another thread writes to q.x the value 1  
  
t2 = ld [q.x];  
t3 = t1;
```

Fig. 3b

```
// p and q may refer to same object;  
// p.x initially 0;  
  
t1 = ld.rr [p.x]  
// Another thread writes to q.x the value 1;  
  
t2 = ld [q.x]  
t3 = t1;  
  
...  
check.rr t1, recover  
back:  
  
...  
recover:  
t3 = ld [p.x]  
  
...  
br back
```

Fig. 3c

Physical RRLAT			
Target register ID	Address	Value	Validity Bit

Fig. 4